



Research Day 2020 Process Monitor – Vth, Mobility and Temp. Measurement 65nm TSMC

Liron Lisha, Prof. Joseph Shor EnICS Labs, Faculty of Engineering, Bar-Ilan University

Introduction

- The design margins for mixed signal designs depend significantly on process parameters and their distribution across the wafer and this is especially relevant for mismatch
- ✓ A small monitoring circuit is located on the same die as the host circuit, thus ensuring that the sample provides an accurate representation of the devices on the chip, such monitor cells can be used to obtain the mean and the standard deviation of the most important parameters
- ✓ The data can be accessed on each die at any time during the processing and manufacturing chain, even in the field

General Key Specifications

- Area of $3000 \mu m^2$
- Current consumption of 110µA
- Line sensitivity of 3300ppm/V 1V-1.5V supply range
- Temp. range of -10°C 125°C
- Monte-Carlo $1\sigma < 3.3mV V_{TH}$ Device inherent variation
- Digital output using Sigma-Delta ADC + 11-bit ripple counter
- V_{TH} and μC_{ox} sensor in one

- Simulation with 10-bit counter
- The relation between the analog input and output is:

$$\frac{V_{in}}{V_{ref}} = \frac{V_{th}}{V_{bg_ref}} = \frac{counter's \, op}{2^{10}} \rightarrow V_{th} = \frac{counter \, \# \, of \, 1's}{1024} \cdot V_{bg_ref}$$

• The above Vth is the reconstructed voltage

Proposed Diagram Block – Patent Pending I_0

- Mismatch causes threshold voltage variations between nominally identical CMOS transistors
- ✓ The P.M. can be used to calibrate parameter fluctuation models in circuit-level simulations. The P.M. is also a feedback path for fabless companies to ensure Process compliance with the foundry-supplied process design kit (PDK)
- The extracted data can be utilized to increase or reduce circuit design margins resulting in increased yield and helps to identify critical path

Functional Circuit with SDM Simulations



Process Monitor - NMOS SVT Vth measurement

• 4 types of transistors – nmos svt/lvt and pmos svt/lvt

Silicon Measurement

- Preliminary results
- Room temperature
- Supply voltage dependence
- 70 samples per measurement
- Averaged measurement to filter noise
- V_{TH} and μC_{ox} measurements



- Linear region current: $I_D = K \frac{W}{L} [(V_{GS} V_{TH})V_{DS} 0.5V_{DS}^2]$
- Saturation region current: $I_D = 0.5K \frac{W}{L} (V_{GS} V_{TH})^2$
- Note that: $V_{GS} V_{TH} = V_{OD}$



- If #2: M0 device is a min. device with 100nA current \rightarrow Vgs=Vth
- Linear region current equals saturation current

• Then:
$$V_{DS,M1} = V_{OD} \to K = \mu C_{OX} = \frac{2I_D}{W_{M1}/L_{M1}*V_{DS,M1}^2}$$



Threshold measurement of NMOS and PMOS

Threshold measurement and mobility of NMOS and PMOS

Emerging Nanoscaled Integrated Circuits and Systems Labs רשות החדשנות א א
A L > Israel Innovation
Authority

