



2020 Research Day

An 88fJ / 40 MHz [0.4V] – 0.61pJ / 1GHz [0.9V] **Dual Mode Logic 8x8 bit Multiplier Accumulator** with a Self-Adjustment Mechanism in 28nm FD-SOI

Netanel Shavit, Inbal Stanger, Ramiro Taco, Itamar Levi and Alexander Fish

Type B DML gate

Type B DML gate

Static

logic gate

Static

logic gate

Dual Mode Logic

Dual Mode Logic offers two different operation



modes.

 $f_B(x_1, x_2, \dots, x_n)$

 $f_B(x_1, x_2, ..., x_n)$

≁● CLK

⊸CLK

•Static mode: DML gates exhibit very low energy consumption with reduced performance.

•Dynamic mode: achieves high speed and high energy consumption.

•Operation modes (static and dynamic) can be combined (mixed mode) within the same design for an optimal energy-delay (E-D) tradeoff.

•DML can switch between operating modes on-thefly according to the system requirements.

Dual Mode Logic Multiply Accumulate







(a) Combined static and dynamic operations of the DML CB-PPRT in the mixed-mode operation. (b) Sketch of a group of FA cells.

•Two-stage pipelined MAC unit includes low-complexity extra clock control, required for the DML design.

•The first stage originates from the column bypassing partial product reduction tree (CB-PPRT), re-designed for the proposed DML-based architecture.

•Second stage, the **DML carry-skip adder (CSA)** produces the final output.

Measurement Results





Unrelated Macro

SRAMs







(a) Schematics of the Predictor and the critical path of the DML CSA operating in the (b) static mode and (c) dynamic mode.



8 X 8 bit DML MAC

Average E/Op versus frequency for VDD ranging from 0.4 to 0.9 V ($\alpha = 0.3$).



Emerging Nanoscaled Integrated Circuits and Systems Labs Micrograph of the testchip with DML and CMOS MACs MAC MAC CMOS Cik Gen.

-35% +46% -25% Energy Frequency Area

•DML gates to operate either in the static or dynamic mode to provide E-D optimization at run time.

•The mixed mode leads to improvements in both speed and energy for a wide range of supply voltages.

•Comparative measurement results show that the DML MAC outperforms its CMOS counterpart.

